3/Next Steps: Begin pipelined parallelization for multi-round sumcheck execution and accelerate the full GKR-level proof generation on FPGA for end-to-end performance scaling.Stay tuned for more updates. 🚀 ...