PCIe光纤互连解决方案

Search documents
PCIe 7.0正式发布,光纤规范同步亮相,启动PCIe 8.0预研
半导体行业观察· 2025-06-12 00:42
Core Viewpoint - PCI-SIG has officially released the PCI Express (PCIe) 7.0 specification, achieving a speed of 128.0 GT/s, aimed at data-driven applications such as AI/ML, 800G Ethernet, cloud computing, and quantum computing [1][4]. PCIe 7.0 Specification Features - PCIe 7.0 offers a raw bit rate of 128.0 GT/s and a bidirectional rate of up to 512 GB/s through an x16 configuration [4][6]. - It utilizes PAM4 signaling and Flit-based encoding for improved power efficiency [4][6]. - The specification maintains backward compatibility with previous PCIe generations [4][6]. Industry Impact and Adoption - The release of PCIe 7.0 is seen as a significant advancement for AI and HPC hardware infrastructure, providing essential bandwidth and low latency for modern AI workloads [14][15]. - The specification is expected to meet the growing bandwidth demands of data-intensive markets, including AI/ML and high-performance computing [14][15]. - PCIe 7.0 is anticipated to be widely adopted in data centers, with many ASIC companies already engaging with IP providers to leverage the new technology [6][14]. Optical Interconnect Solutions - PCI-SIG has introduced a new optical interconnect specification revision to enhance PCIe technology performance [11][13]. - The Optical Aware Retimer ECN aims to provide a standardized method for implementing PCIe technology over fiber optics, addressing the industry's need for optical interconnects [11][13]. - This transition to optical solutions is expected to improve performance, reduce latency, and enhance thermal management capabilities [19][20]. Technical Specifications and Enhancements - PCIe 7.0 doubles the bandwidth of PCIe 6.0, achieving a bidirectional transfer speed of up to 512 GB/s [14][15]. - The specification introduces advanced features such as improved channel margining, enhanced error detection, and support for emerging technologies like CXL [15][16]. - The design of PCIe 7.0 connectors focuses on minimizing reflections and crosstalk, ensuring low cable loss and high signal integrity [19][20].
PCIe 7.0正式发布,光纤规范同步亮相,启动PCIe 8.0预研
半导体行业观察· 2025-06-12 00:41
公众号记得加星标⭐️,第一时间看推送不会错过。 来源:内容 编译自 pcisig 。 PCI-SIG今日宣布向会员正式发布PCI Express ( PCIe ) 7.0规范,该规范速度达到128.0 GT/s。PCIe 7.0规范面向数据驱动型应用,例如人工智能/机器学习 (AI/ML)、800G 以太网、云计算和量子计 算。PCIe 8.0规范的探索工作已在进行中,以继续支持行业在PCIe技术生态系统中的投资和产品路线 图。 PCIe 7.0 规范特性: 通过 x16 配置提供 128.0 GT/s 原始比特率和高达 512 GB/s 的双向速率 采用 PAM4(4 级脉冲幅度调制)信令和基于 Flit 的编码 提供更高的电源效率 保持与前几代 PCIe 技术的向后兼容性 | Revision ** | Max Data Rate | Encoding | Signaling | | --- | --- | --- | --- | | PCle 8.0 (TBD) | Pathfinding | TBD | TBD | | PCle 7.0 (2025) | 128.0 GT/s | 1b/1b (Fli ...