EUV光刻技术

Search documents
我国自主研发光刻机交付,突破10nm工艺
Xin Lang Cai Jing· 2025-08-07 16:20
Core Viewpoint - The successful acceptance and delivery of China's first PL-SR series inkjet stepper nano-imprinting equipment marks a significant advancement in the high-end semiconductor equipment manufacturing sector, breaking the foreign monopoly in this technology [1] Group 1: Technological Breakthroughs - The PL-SR series equipment supports nano-imprinting lithography processes with a line width of less than 10nm, surpassing Canon's FPA-1200NZ2C, which supports a line width of 14nm [1] - The equipment features several key innovations, including a self-developed template profile control system and an inkjet algorithm system for nano-imprinting photoresist, showcasing strong independent innovation capabilities [1] Group 2: Cost and Efficiency Advantages - Compared to traditional EUV lithography technology, nano-imprinting technology can reduce equipment investment costs by 60% and limit power consumption to 10% of that required by EUV technology [1] - This technology presents unique advantages in the storage chip manufacturing sector due to its suitability for repetitive graphic structures, providing a new technological pathway for domestic storage chip manufacturers to overcome process bottlenecks [1]
EUV光刻迎来大难题
半导体芯闻· 2025-06-20 10:02
Core Viewpoint - The article discusses the challenges and potential solutions related to high numerical aperture (NA) EUV lithography, particularly focusing on the need for larger reticle sizes to improve manufacturing efficiency and yield [2][11][12]. Group 1: Challenges of High NA EUV Lithography - Circuit stitching between exposure fields poses significant challenges for design, yield, and manufacturability in high NA (0.55) EUV lithography [2]. - The transition from 6×6 inch reticles to 6×11 inch reticles could eliminate the need for circuit stitching but would require nearly complete replacement of the reticle manufacturing infrastructure [2][11]. - The area limitation of modern multi-core SoCs complicates the use of 193nm immersion and EUV lithography, as the effective exposure area is reduced due to the use of deformable optics [2][3]. Group 2: Yield and Performance Issues - The process of stitching multiple masks into a single design is becoming a critical challenge across various lithography processes, particularly for high NA EUV exposure [3]. - Misalignment between stitched masks can lead to yield issues, especially for critical layers, with an estimated 2nm misalignment causing at least a 10% error in critical dimensions [3][5]. - The presence of a black border on EUV masks can introduce additional stress and distortion, complicating the printing of features near the stitching boundary [6][12]. Group 3: Design Solutions and Optimizations - To mitigate performance threats, designers are encouraged to keep circuit features away from boundary areas, which can lead to yield and performance degradation [8][9]. - Various design optimizations have been proposed to reduce the number of lines crossing stitching boundaries, with some approaches achieving a reduction in stitching area loss to below 0.5% and performance degradation to around 0.2% [9]. - The industry is prepared to tackle the challenges posed by stitching-aware design, although the impact on throughput remains a concern [9]. Group 4: Future Directions and Industry Perspectives - Increasing reticle sizes could address both stitching and throughput challenges, with estimates suggesting that yield could drop by up to 40% if exposure fields are halved [11]. - The transition to larger reticle sizes will necessitate changes across various manufacturing equipment, potentially doubling costs for some devices [11][12]. - Despite the technical advantages of larger reticles, industry skepticism remains regarding the associated costs and the need for upgrades to meet future technology nodes [12].
EUV光刻,被忽略的难题
半导体行业观察· 2025-04-04 03:46
如果您希望可以时常见面,欢迎标星收藏哦~ 来源:内容来自semiwiki,谢谢。 要点总结: 随着间距的不断缩小,电子模糊、随机性和现在的偏振,都在 EUV 光刻中产生越来越强的影响。 随着 EUV 光刻技术的不断发展,目标是越来越小的间距,新的物理限制不断涌现,成为强大的障 碍。长期以来,随机效应已被认为是关键挑战,而电子模糊最近也得到了深入研究 [3],现在偏振效 应正日益成为图像质量下降的一个令人担忧的问题。随着行业向 2nm 节点迈进,这些影响形成了一 场完美风暴,威胁着 EUV 印刷特征的质量。模糊和偏振导致的对比度损失使得随机波动更有可能跨 越印刷阈值。 图 1 显示了在 0.55 NA EUV 光刻系统上,18 nm 间距的偏振、模糊和随机性的综合影响。偶极子 引起的衰减 [6] 被忽略,因为它是一个相对较小的影响。如果假设非偏振光 [5],则对比度损失为 14%,但电子模糊对加剧图像中的随机电子行为的影响更为显著(约 50% 的对比度损失)。总对比 度损失是通过将偏振引起的对比度降低与电子模糊引起的对比度降低相乘得到的。 边缘"粗糙度"非常严重,足以被视为缺陷。随机波动跨越印刷阈值的概率不可忽 ...
EUV,前景光明
半导体芯闻· 2025-02-28 10:03
Core Insights - The demand for AI chips is experiencing exponential growth, but the cost and complexity of production limit this technology to a few companies. This situation may soon change [1][2]. Group 1: Demand and Production Challenges - The demand for advanced node chips to support AI applications is rapidly increasing, putting pressure on the industry's ability to meet this demand [2][4]. - EUV lithography technology is crucial for manufacturing these chips, but it requires significant investment and has become a major barrier to scaling production [2][6]. - Currently, only five semiconductor manufacturers are using EUV in mass production, which concentrates EUV capabilities in a few companies [6][9]. Group 2: Technological Developments - The transition to smaller transistor sizes is essential for maximizing power efficiency and computational density in AI accelerators and GPUs [4][5]. - High NA EUV is becoming the only viable method for mass production at 1.8nm and below, increasing the demand for EUV capabilities [4][5]. - Research and development efforts are ongoing to improve EUV technology, including new materials and advanced process controls [2][9]. Group 3: Economic and Infrastructure Considerations - The high costs associated with EUV technology, including the price of masks and the operational expenses of EUV tools, remain significant challenges [12][13]. - Government-supported research centers are working to address these economic challenges by improving EUV mask technology and process control [9][12]. - Alternative business models and infrastructure strategies are needed to make EUV accessible to smaller foundries and companies [24][25]. Group 4: Future Outlook - The AI chip market is expected to grow at least tenfold in the next 5 to 7 years, indicating a strong future demand for EUV technology [7][8]. - The industry's ability to scale EUV technology will determine the next phase of semiconductor manufacturing [26]. - Innovations in light source efficiency and alternative lithography methods will be critical for expanding EUV's application beyond the largest players in the industry [20][22].