Workflow
存算一体
icon
Search documents
我国首款存算一体视觉芯片在汉诞生
Chang Jiang Ri Bao· 2025-11-13 11:11
11月11日,2025年"智慧之光"湖北省创新创业成果转化对接活动现场,一个重磅消息让 人眼前一亮:北京大学武汉人工智能研究院成功研发我国首款存算一体视觉芯片,并将从实 验室走进我们的生活。 工业车间里,它能帮着监控生产流水线,及时发现产品问题;安防监控设备装上它,识 别可疑情况更快更准;在低空经济、医疗影像识别等领域,它都能派上用场。简单说,只要 是需要"看"和"判断"的智能设备,这款芯片都能适配。 据杨林介绍,与国外同类芯片相比,在同等速度下,这款芯片更节能。更重要的是,它 能更加保障我国智能数据的安全。 之所以选择在湖北推进产业化,杨林看中了这里的优势:有小米等头部企业,能快速对 接市场,科教资源丰富,政府大力支持。他希望联合本地力量,培养团队,把这款芯片做成 湖北的特色产业,让国产视觉芯片在更多领域落地生根。 编辑:代婧怡 牵头这项研发的北京大学武汉人工智能研究院智算芯片实验室首席科学家杨林教授介 绍:"现在用的电脑、手机,存储数据和计算数据是分开的。但这款芯片可以像人脑一样, 存东西和算东西同步进行,存算一体。" 杨林说,视觉芯片是新发展方向,各类智能设备包括智能机器人,核心元件正朝着这个 方向走。 ...
定制化存储3D DRAM专家会
2025-11-12 02:18
Summary of Conference Call on Customized Storage and 3D DRAM Technology Industry Overview - The conference focuses on the **3D DRAM** industry, particularly advancements in **Processing in Memory (PIM)** technology and its integration with DRAM [1][3][20]. Key Points and Arguments PIM Technology - **Samsung** is actively promoting PIM technology, integrating it directly with DRAM at the DDR level, which is expected to become a development hotspot [1]. - **SK Hynix** is also pushing related protocols, with potential adaptations from **Qualcomm** and **MTK** [1][3]. - PIM optimizes bandwidth requirements for large model inference by placing the most bandwidth-demanding components within memory [1][6]. 3D DRAM Market Dynamics - **Changxin Semiconductor** dominates the domestic 3D DRAM market with strong competitiveness and high user stickiness, potentially becoming a de facto standard [1][7]. - Current mature technology supports up to **8 layers** of stacking, with bandwidth sweet spots around **1-2TB** [9]. - The cost structure indicates that DRAM manufacturers capture the highest value in the customized storage segment, with costs exceeding **50%** of chip expenses [14][15]. Technical Comparisons - **PIM vs. Traditional SOC**: PIM offers high internal bandwidth but does not significantly enhance the main SoC's bandwidth, as it offloads bandwidth-intensive tasks to DRAM [6]. - **3D DRAM vs. Standard DDR4**: 3D DRAM uses Die-to-Die or Wafer-to-Wafer packaging, imposing limitations on SoC size and power consumption, contrasting with traditional DIMM designs [8]. Industry Players and Competitiveness - Domestic players include **Changxin** and **Changchun**, with Taiwanese firms like **Nanya** and **Micron** having higher demand for 3D DRAM but lower technical capabilities [5]. - **Wuhan Xinxin** employs advanced packaging technology (XSTACK) but lacks its own fab, limiting large-scale production [26][27]. Future Trends and Challenges - The integration of **HBM** (High Bandwidth Memory) and 3D DRAM is anticipated, with HBM being favored for high bandwidth and cooling efficiency in GPU applications [20][21]. - The potential for customized storage to replace HBM is limited due to inherent advantages of HBM in capacity and thermal management [21]. - The market for customized storage is expected to grow, but prices may not significantly drop until production scales and technology matures [31]. Application and Market Demand - Different end-user devices (e.g., smartphones, PCs, automotive) have varying requirements for storage and computing products, with smartphones demanding low power and compact designs [22][23]. - The timeline for seeing related products in the consumer market is projected for early to mid-next year, with AI PCs expected to lead the way [24]. Conclusion - The 3D DRAM and customized storage market is evolving with significant technological advancements, competitive dynamics, and varying application needs. The interplay between PIM, HBM, and traditional DRAM solutions will shape future developments in the industry [34].
算力赛道“奇兵”:模拟计算芯片破壁而来
Core Insights - A research team from Peking University has developed a high-precision, scalable analog matrix computing chip based on resistive random-access memory (ReRAM), achieving analog computing precision comparable to digital systems [2][4] - The chip significantly enhances computational throughput and energy efficiency, reportedly improving performance by 100 to 1000 times compared to current top digital processors (GPUs) when solving large-scale MIMO signal detection problems [2][4] - This technological breakthrough addresses global challenges of slowing digital computing power growth and rising energy consumption, offering a new solution for critical fields such as AI and autonomous driving [2][6] Analog vs. Digital Computing - Analog computing was once the dominant form of computation but was replaced by digital computing due to precision and scalability limitations [4] - The new chip aims to resolve the precision issues of analog computing, achieving a relative error as low as 10^-7 after 10 iterations for a 16x16 matrix inversion, which meets the needs of most scientific calculations and AI training [4][9] - The chip's performance surpasses high-end GPU single-core performance when solving 32x32 matrix inversion problems, and achieves over 1000 times the throughput of top digital processors for 128x128 matrices [4][7] Advantages of the New Chip - The chip utilizes a "compute-storage integration" approach, eliminating the need for data to be converted into binary streams, thus reducing energy consumption associated with data transfer [5][6] - The low power consumption and high energy efficiency of the analog computing chip align well with the energy management needs of electric vehicles, potentially enhancing their driving range [7][9] - The chip is expected to significantly reduce the training time for AI models, particularly in autonomous driving, where traditional GPUs may take hours to complete tasks that the new chip could finish in minutes [7][10] Industry Perspectives - While the research results are promising, industry experts express caution regarding the practical application of the technology, particularly in the automotive sector, where reliability and durability under harsh conditions are critical [9][10] - The transition from laboratory to industrial application faces challenges such as cost, supply chain maturity, and the need for robust manufacturing processes for the new chip technology [9][10] - The current state of resistive memory technology is still in the experimental phase, with material consistency and reliability needing further development to meet automotive standards [10]
农夫山泉“好朋友”要IPO
Sou Hu Cai Jing· 2025-11-02 15:18
Group 1 - Jiangsu Social Security Science and Technology Innovation Fund officially signed with an initial capital of 50 billion yuan, aimed at supporting technological innovation and industrial integration in Jiangsu [2] - The fund is a practical measure to serve national strategies and will enhance financial service systems in collaboration with the National Social Security Fund and Industrial and Commercial Bank of China [2] Group 2 - Weixin Aerospace completed nearly 100 million yuan in financing to accelerate the development of the world's first 3-ton eVTOL aircraft, focusing on high-performance and high-safety solutions for urban transportation [3] - Shangyuan Zhixing raised nearly 100 million yuan in Series A financing to upgrade its intelligent skateboard chassis and build an open autonomous driving ecosystem platform [3] - Yizhu Technology completed a new round of financing, focusing on AI chip design in the integrated storage and computing field, indicating strong innovation capabilities [4] Group 3 - Guoyi Tong completed nearly 100 million yuan in Series D financing, with funds allocated for product development and commercialization in the blood purification sector [5] - Suzhou Jiangtian Packaging Technology Co., Ltd. received approval for IPO on the Beijing Stock Exchange, specializing in label printing products [6] - Mininglamp Technology passed the listing hearing for Hong Kong stocks, recognized as the largest data intelligence application software provider in China [6] Group 4 - Cambrian Technology faces a lawsuit from former CTO Liang Jun, claiming 4.287 billion yuan in compensation related to stock options, which is 1.5 times the company's revenue for the first half of 2025 [8] - Weiming Environmental was selected as a supplier for Indonesia's waste-to-energy project, reflecting recognition of its financial and technical capabilities [8]
AI专题:2025年度国产AI芯片产业白皮书
Sou Hu Cai Jing· 2025-10-22 02:48
Core Insights - The report titled "2025 National AI Chip Industry White Paper" focuses on the development of domestic AI chips, highlighting their significance, challenges, innovation directions, industry landscape, core applications, and research conclusions [1] Industry Significance and Challenges - AI chips are considered the cornerstone of computing power and a key factor in global technological competition. Domestic chips must overcome three main challenges: architectural dominance, ecological shortcomings, and large-scale implementation [1] - The report emphasizes the need for breakthroughs through traditional architecture optimization and emerging architecture innovations such as RISC-V and integrated storage-computing [1] Innovation Directions - Key innovation areas include mainstream architecture AI innovations (AI instruction sets and hardware optimizations for x86, Arm, RISC-V), sparse computing (hardware support for zero-value skipping to enhance energy efficiency), FP8 precision (mass production by companies like Moer Thread to improve computing throughput), and system-level optimizations (Chiplet, integrated storage-computing, photonic integration) [1] - Domestic companies like Moer Thread, Huawei, and Yuntian Lifi have made significant advancements in sparse computing [1] Industry Landscape - The industry has developed a multi-category layout including CPU, AI SoC, cloud/edge/vehicle AI chips, and GPU, with companies concentrated in Shanghai (15), Beijing (8), and Guangdong (6). Leading firms include Huawei HiSilicon (Ascend series), Kunlun Chip (Baidu's 7nm XPU architecture), and Moer Thread (MTT S5000 supporting FP8) [1] - Research indicates that general parallel architecture (GPU clusters) is a preferred direction for computing power platforms, with computing density and software ecology being core bottlenecks [1] Core Applications - The intelligent computing industry is projected to reach a scale of 725.3 EFLOPS in 2024 and 1460.3 EFLOPS by 2026, with domestic clusters like Huawei Ascend 160,000-card cluster and Kunlun Chip's Baijie cluster already operational [1] - The smart driving industry shows a significant trend towards integrated cockpit solutions, with mass production of chips like Xiaopeng Turing and Horizon Journey 6P [1] - In the robotics sector, companies like Yushu Technology and UBTECH are accelerating commercialization, focusing on niche scenarios for domestic chips [1] - Edge AI applications cover AloT and smart home sectors, aiming for a balance between energy efficiency and cost [1] Research Conclusions - Full-stack domestic solutions are favored, with intelligent cockpit chips and industrial collaborative robots identified as key breakthrough scenarios. Ecological development needs to consider both full-stack closed-loop and open-source collaboration [1]
2025年度国产AI芯片产业白皮书-与非网
Sou Hu Cai Jing· 2025-10-21 08:05
Core Insights - The report titled "2025 National AI Chip Industry White Paper" outlines the current status, innovation paths, industrial landscape, and core applications of domestic AI chips, emphasizing their strategic significance as the computational foundation of the AI industry while highlighting multiple challenges and breakthrough directions faced by the industry [1]. Group 1: Current Development and Challenges - Domestic AI chip development is crucial for ensuring supply chain autonomy and competing for the next generation of computing dominance, transitioning from "technological breakthroughs" to "ecological rise" [1]. - The industry faces three core challenges: insufficient architectural leadership, shortcomings in the ecosystem (software stack, development tools, and model compatibility), and obstacles in scaling from laboratory performance to industrial-grade reliability [1][2]. Group 2: Innovation Directions - Domestic AI chips are making strides in multiple architectural fields, focusing on x86, Arm, RISC-V, GPU, and DSA dedicated accelerators, while also targeting breakthroughs in sparse computing, FP8 precision optimization, memory-compute integration, and Chiplet heterogeneous integration [1]. - Companies like MoXing AI, Huawei, and Cambricon have accumulated technology in sparse computing, while companies like Moore Threads have achieved mass production of FP8 computing power [1][2]. Group 3: Industrial Landscape and Key Applications - The industry exhibits a collaborative development trend across various fields, with CPU, AI SoC, cloud/edge/vehicle AI chips, and GPU companies each having unique characteristics, primarily concentrated in key regions such as Shanghai, Beijing, and Guangdong [2]. - Core application scenarios are accelerating, with intelligent computing expected to reach 725.3 EFLOPS by 2024, and companies like Huawei and Moore Threads deploying large-scale clusters [2]. Group 4: Future Focus Areas - Future domestic AI chips should concentrate on full-stack closure and open collaboration, enhancing autonomous solutions in intelligent computing, breaking through dedicated computing architectures in automotive electronics, and prioritizing real-time collaborative architectures in robotics [2]. - The goal is to achieve a transition from "usable" to "user-friendly" through technological innovation, ecosystem improvement, and deepening application scenarios, thereby promoting high-quality industrial development [2].
MRAM,台积电(TSM.US)重大突破
智通财经网· 2025-10-18 01:09
Core Insights - The rapid development of Non-Volatile Memory (NVM) technology is driven by emerging applications such as artificial intelligence, autonomous driving, and the Internet of Things, which challenge traditional storage systems in terms of speed, energy consumption, and stability [1][2] - Spin-Orbit Torque Magnetic Random Access Memory (SOT-MRAM) has emerged as a promising universal storage solution due to its high speed, low power consumption, and non-volatility [1][2] Storage Technology Transformation Needs - Traditional storage systems, reliant on SRAM, DRAM, and flash memory, face significant challenges as technology nodes approach 10nm, including scalability limitations, performance enhancement difficulties, and increased read/write interference [2] - New non-volatile storage technologies, including SOT-MRAM, STT-MRAM, PCM, RRAM, and FeRAM, are being developed to meet the high demands for speed, non-volatility, and reduced power consumption [2] Unique Advantages of SOT-MRAM - SOT-MRAM operates using a unique principle that leverages strong spin-orbit coupling materials to achieve fast data writing and erasing through magnetization flipping [3][4][5] - It features three core advantages: high-speed writing, high energy efficiency, and high reliability, making it a potential replacement for SRAM in next-generation computing systems [3][4][5][6] Overcoming Key Technical Challenges - A critical technical bottleneck for SOT-MRAM is the thermal stability of spin-orbit coupling materials, particularly tungsten, which can transition from a metastable β phase to a stable α phase under typical semiconductor manufacturing conditions [7][9] - The research team developed a composite structure by inserting ultra-thin cobalt layers within the tungsten layers, significantly improving thermal stability and maintaining high spin conversion efficiency [9][12] Comprehensive Performance Validation - The team successfully fabricated a 64kb SOT-MRAM prototype array and conducted extensive performance testing, achieving a switching speed of 1 nanosecond and demonstrating excellent stability and repeatability [12][14] - The device's data retention capability exceeds 10 years, and it achieved a tunneling magnetoresistance (TMR) of 146%, indicating a high-quality interface for stable read margins [14] Opening a New Era in Storage Technology - The research indicates a shift in the storage industry, with SOT-MRAM poised to fill the performance gap between SRAM and DRAM, potentially transforming the traditional storage hierarchy [15][16] - SOT-MRAM's characteristics make it particularly suitable for AI and edge computing applications, where it can significantly reduce system energy consumption [15][16] Future Directions - The proposed strategy for stabilizing metastable phases in materials could extend beyond tungsten, offering new insights for other functional materials [16] - The advancements in SOT-MRAM may facilitate innovations in computing architectures, such as in-memory computing, addressing the limitations of traditional von Neumann structures [16][17]
MRAM,台积电重大突破
半导体行业观察· 2025-10-18 00:48
Core Viewpoint - The rapid development of non-volatile memory (NVM) technology is driven by emerging applications such as artificial intelligence, autonomous driving, and the Internet of Things, which pose challenges to traditional storage systems in terms of speed, energy consumption, and stability [1][2]. Summary by Sections Storage Technology Transformation Needs - Current computing systems rely on a storage hierarchy of SRAM, DRAM, and flash memory, which face significant challenges as technology nodes surpass 10nm, including limited scalability, performance enhancement difficulties, and increased read/write interference [3]. - New non-volatile storage technologies, including SOT-MRAM, STT-MRAM, PCM, RRAM, and FeRAM, are emerging to meet the higher demands for speed, non-volatility, and reduced power consumption [3]. Advantages of SOT-MRAM - SOT-MRAM is gaining attention due to its unique working principle and technical advantages, including high speed, low power consumption, and non-volatility, making it a potential replacement for SRAM in next-generation computing systems [4]. Overcoming Key Technical Challenges - A critical technical bottleneck for SOT-MRAM is the thermal stability of spin-orbit coupling materials. Tungsten, particularly in its β-phase, is an ideal candidate due to its strong spin-orbit coupling characteristics, but it is metastable and can transition to a less efficient α-phase under typical semiconductor processing conditions [5][7]. Breakthrough Solutions - The research team developed a composite structure by inserting ultra-thin cobalt layers within the tungsten layers, enhancing thermal stability and maintaining high spin-orbit torque efficiency. This design allows for rapid data switching and significantly reduces energy consumption [7][8]. Performance Validation - The team successfully fabricated a 64kb SOT-MRAM prototype array and conducted comprehensive performance testing, achieving a switching speed of 1 nanosecond, comparable to SRAM, and demonstrating excellent stability and repeatability [10][12]. Implications for the Storage Industry - The development of SOT-MRAM indicates a shift in the storage industry, with potential to replace or simplify the traditional SRAM-DRAM-flash memory hierarchy, enhancing system efficiency and reducing energy consumption in applications like AI and edge computing [14][15]. Future Directions - The research team's approach to stabilizing metastable phases may provide insights for other functional materials, and the advancements in SOT-MRAM could facilitate innovations in computing architectures, such as in-memory computing, addressing the limitations of traditional von Neumann structures [15][17].
研判2025!中国神经形态芯片行业产业链、市场规模及重点企业分析:3D堆叠+忆阻器技术使能效比飙升50倍,技术突破与市场需求双重推动行业发展[图]
Chan Ye Xin Xi Wang· 2025-10-16 01:20
Core Insights - The Chinese neuromorphic chip industry is entering a rapid development phase driven by technological breakthroughs and market demand, becoming a significant competitive field in the global semiconductor industry [1][5] - The market size of the Chinese neuromorphic chip industry is projected to reach approximately 2.548 billion yuan in 2024, representing a year-on-year growth of 12.89% [1][6] - Key technological advancements include Tsinghua University's "Tianji Chip" and Zhejiang University's billion-level neuron brain-like computer, showcasing China's technological strength [1][5] Industry Overview - Neuromorphic chips mimic the structure and function of human brain neural networks, integrating cognitive science and information science to create intelligent computing platforms capable of perception, processing, and learning [2][3] - The main implementation technologies for neuromorphic chips include digital CMOS, mixed-signal CMOS, and hybrid systems based on new devices [2] Industry Development History - The Chinese neuromorphic chip industry has evolved through three stages: academic research (2010-2018), engineering breakthroughs (2019-2023), and accelerated commercialization (2024-present) [3][4] - The industry is expected to experience a surge in commercialization by 2025, with advancements in 7nm process chips and a significant increase in production capacity [3][4] Industry Value Chain - The upstream of the neuromorphic chip industry includes semiconductor materials like single crystal silicon and germanium, as well as production equipment [5] - The midstream focuses on the research and production of neuromorphic chips, while the downstream applications span artificial intelligence, sensor systems, and smart devices [5] Market Size - The neuromorphic chip industry is becoming a crucial area in the global semiconductor sector, with a projected market size of approximately 2.548 billion yuan in 2024, growing by 12.89% year-on-year [1][6] Key Companies' Performance - The competitive landscape of the neuromorphic chip industry is characterized by "design leadership and manufacturing breakthroughs," with companies like Huawei HiSilicon, Cambricon, and Horizon Robotics leading in design [6][7] - Cambricon has achieved significant breakthroughs in the neuromorphic chip field, with its products already in mass production and applied in various sectors [6][7] Industry Development Trends 1. Continuous innovation in technical architecture will lead to energy efficiency breakthroughs, with the adoption of 7nm and below advanced processes [8] 2. Application scenarios for neuromorphic chips are expanding from specialized fields to consumer markets, including autonomous driving and healthcare [8] 3. The industry is accelerating domestic substitution, with significant advancements in design, manufacturing, and key materials, reducing reliance on imports [9][10]
九天睿芯宣布已完成B轮融资,规模超亿元人民币!
Sou Hu Cai Jing· 2025-10-13 09:03
Core Insights - Shenzhen Jiutian Ruixin Technology Co., Ltd. has completed a Series B financing round exceeding 100 million RMB, with participation from notable investment firms [1][2] - The funds will be allocated to three strategic areas: technological innovation, market expansion, and talent development [2] Technological Advancements - Jiutian Ruixin plans to advance the development of two subsequent generations of high-capacity, high-performance integrated AI chips over the next three years [4] - The second-generation chip will support lightweight large models with parameters ranging from 1 to 3 billion, while the third generation aims to support inference deployment for models with 100 billion parameters at a cost one-tenth of current solutions [4] Market Strategy - The company aims to strengthen its presence in key global markets and enhance its customer support service system [4] - Strategic collaborations with leading terminal brand clients, core upstream suppliers, and model algorithm companies will be pursued to build a robust "soft-hard integration" industrial ecosystem [4] Talent Acquisition - Jiutian Ruixin plans to significantly expand its talent pool, focusing on areas such as NPU architecture, ESL modeling, and technical market personnel to enhance its overall capabilities [4] Industry Context - The traditional von Neumann architecture has been dominant in AI chip development, but it faces limitations due to the increasing data volume and computational demands of AI applications [5][6] - Jiutian Ruixin is addressing these challenges by adopting a multi-level storage-computation integration technology, which brings storage closer to computation units, thus overcoming traditional architectural constraints [6] Product Offerings - The company has developed a complete edge AI chip product matrix to meet various computational needs, including the ADA100 ultra-low power voice computing chip [6][8] - The ADA100 chip features a unique analog preprocessor and NPU, achieving standby power consumption of 70μA and full power consumption of 170μA, significantly extending battery life for devices [8] Future Developments - Jiutian Ruixin's second-generation ADA200 Always On visual processor has also successfully completed its tape-out, supporting IoT visual and posture control applications [10] - The company's chips are already in mass production with several international leading brands in smart glasses, smart headphones, and hearing aids [10]