Workflow
摩尔定律
icon
Search documents
汇添富基金韩贤旺:2026年宏观经济和投资机会展望
Sou Hu Cai Jing· 2025-12-22 08:16
Group 1 - The global economy is experiencing a return to Monroe Doctrine-like policies, impacting the long-standing Bretton Woods system and leading to trade friction and geopolitical tensions [1] - Companies targeting overseas markets must restructure their strategies in market expansion, product involvement, production restructuring, sales, and financing [1] Group 2 - The focus of global economic growth is on the competition in artificial intelligence, primarily between the US and China, with significant advancements expected in various tech sectors [2] - The rapid progress in AI and related technologies is breaking traditional tech growth patterns, creating new investment opportunities while also posing challenges such as job displacement due to skill mismatches [2] Group 3 - The restructuring of US-China relations is a significant variable affecting investments, with both countries likely to maintain a degree of distance in sensitive industries while still needing to cooperate in others [3] - There is optimism regarding the future competitive and cooperative relationship between the US and China, particularly in areas like AI and energy [3] Group 4 - Key investment opportunities include advancements in AI technology, robotics, low-altitude communication, commercial space, and biomedicine, with a focus on China's semiconductor self-sufficiency [4] - The importance of scarce resources is heightened due to global inflation and geopolitical tensions, making overseas expansion crucial for Chinese companies to capture new market shares [4] - Dividend advantages in equity assets remain attractive even in a low-interest-rate environment, providing opportunities amidst asset scarcity [4]
股价一年飙涨86%背后:英特尔(INTC.US)仍未获关键代工客户 14A工艺能否赢回苹果、英伟达?
智通财经网· 2025-12-22 07:05
智通财经APP注意到,对英特尔而言,2025年是大事频仍的一年,但这未必改变了其根本叙事。这家美 国芯片制造商迎来了一位新CEO,并获得了来自美国政府、英伟达和软银的巨额投资。这些进展推动其 股价在年内上涨了86%,表现超过了"七巨头"科技股及竞争对手AMD。 与此同时,英特尔至关重要的制造部门仍然缺少一个主要的外部客户——这是其让这项现金流失的业务 实现可持续发展的必要条件。 晨星分析师布莱恩·科莱罗表示:"英特尔在年底带着一些乐观情绪离场,即他们将在某个时间点成为美 国一家举足轻重的芯片制造商……而在年初,这绝对是一个不确定的说法。"他同时指出,"同样,也没 有出现那种能真正奠定英特尔在制造领域地位的重大交易。" 自疫情凸显了依赖台湾的科技供应链风险以来,将半导体制造回流美国一直是美国政府的关注重点。 Technalysis Research分析师鲍勃·奥唐纳表示:"半导体不仅在经济上重要,从国家安全角度来看也至关 重要。英特尔作为一家真正意义上的美国公司,拥有迄今为止规模最大的现有基础设施。" 许多批评者认为,以英特尔投资为例,美国在特朗普领导下更广泛地转向国家资本主义,引发了关于国 家安全和政府利益冲 ...
英特尔晶圆代工,命悬一线
半导体行业观察· 2025-12-20 02:22
公众号记得加星标⭐️,第一时间看推送不会错过。 英特尔曾是全球最大的半导体公司,但近年来,随着这家芯片制造商落后于台积电,并花费数十亿美 元试图追赶,其市值大幅下跌。 现在,英特尔已开始大规模生产 18A 芯片,该公司称这一新的芯片节点将扭转局面。 最大的问题是什么?是说服大型芯片厂商信任英特尔,委托其在新制程节点上进行生产。目前,英特 尔唯一的主要客户就是它自己。该公司期待已久的酷睿Ultra系列3 PC处理器,代号Panther Lake, 将于明年1月上市,成为首款采用18A制程节点制造的主要产品。 "目前它已经成为内部节点了,"Futurum Group首席执行官丹尼尔·纽曼表示。"许多公司为了确保良 率和晶圆产能,已经在台积电投入了巨资,所以他们现在还不会轻易转换。" 英特尔将吸引客户的希望寄托在位于亚利桑那州钱德勒市的新芯片制造厂Fab52上。在北部约50英里 的凤凰城,台积电也新建了一座晶圆厂,用于生产4纳米制程芯片。其最先进的2纳米制程芯片目前仅 在中国台湾生产。 英特尔的18A工艺在某些指标上,例如晶体管密度,通常与台积电的2nm工艺不相上下。但由于英特 尔在经历了多年前几代工艺的延误后仍在 ...
“光刻机,新机会”
半导体芯闻· 2025-12-19 10:25
如果您希望可以时常见面,欢迎标星收藏哦~ 超亮、高效的自由电子激光器(FELs)有望提供更高的功率,提升吞吐量并将光刻技术扩展至亚纳米尺度 。 当半导体器件特征尺寸逼近原子量级,行业最先进的生产设备——ASML NXE和EXE极紫外光刻机正面临光子 技术瓶颈。自由电子激光器采用相对论电子束产生比传统激光亮数百万倍的光源,有望以半数能耗实现四倍功 率输出。本文深入解析FEL技术原理,探讨其如何破解当前光刻瓶颈,并为迈向亚纳米工艺节点铺平道路。 追逐摩尔定律,迈向原子尺度 试想用电线杆粗细的巨笔书写姓名——这正是现代半导体制造在摩尔定律驱动下面临的精度挑战。 1965年,戈登·摩尔提出,晶体管密度大约每两年翻一番。这一预测几十年来一直是半导体行业的基准与自我 实现的预言,塑造了行业的发展轨迹。1970年,每块芯片仅包含上千个晶体管;如今,单块芯片的晶体管数 量已超过1000亿,部分实验性器件甚至实现了超过1万亿个晶体管的集成。 要维持这样的发展速度,需要实现重大的技术突破,其中最具挑战性的莫过于极紫外光刻技术。该技术的工作 波长为13.5纳米(是此前深紫外技术波长的1/10),是实现近原子尺度半导体特征的关键。 ...
光刻胶技术发展与国产化:如何从树脂到光刻胶,构建自主产业链
材料汇· 2025-12-17 15:57
Core Viewpoint - The article emphasizes the critical role of photoresists in the semiconductor industry, particularly in the lithography process, and highlights the challenges and opportunities in domestic production and innovation in this field [2][3][5]. Group 1: Development and Importance of Photoresists - Photoresists are likened to a "brush" in the semiconductor industry, essential for transferring circuit patterns onto silicon wafers, with advancements in materials directly influencing the continuation of Moore's Law [2][3]. - The evolution of photoresist technology has seen a transition from early DNQ-phenolic resin systems to chemically amplified photoresists and now to metal cluster photoresists for EUV technology, showcasing the need for continuous innovation [2][3]. Group 2: Current Market and Competitive Landscape - The global photoresist market is projected to grow from $10.8 billion in 2024 to $12.5 billion by 2027, with the semiconductor photoresist market expected to reach $2.8 billion by 2027, reflecting a compound annual growth rate of 4% [65]. - The market is dominated by Japanese and American companies, with the top five firms holding 85% of the market share, indicating significant barriers to entry for domestic players [69]. Group 3: Challenges in Domestic Production - The path to domestic production of photoresists is complex, requiring advancements in molecular design, formulation development, and supply chain security, which involves a complete overhaul of capabilities from molecular design to customer validation [3][74]. - Domestic companies are making strides in the photoresist market, with some achieving breakthroughs in specific areas, but they still face significant challenges in high-end markets where competition is fierce [71][74]. Group 4: Technical Aspects and Performance Indicators - The article outlines the technical evolution of photoresists, detailing the importance of wavelength in determining material selection and the mechanisms of various types of photoresists, such as chemically amplified positive and negative photoresists [23][36][44]. - Key performance indicators for photoresists include sensitivity, contrast, resolution, and etch resistance, which are critical for meeting the demands of advanced semiconductor manufacturing processes [59][61]. Group 5: Future Directions and Innovations - The article suggests that the future of photoresist technology will depend on the collaborative evolution of materials, equipment, and processes, emphasizing the need for a systemic approach to overcome existing bottlenecks in the industry [16][87]. - Innovations in photoresist formulations and the development of new materials will be essential to meet the increasing demands for higher resolution and efficiency in semiconductor manufacturing [20][86].
从「密度法则」来看Scaling Law撞墙、模型密度的上限、豆包手机之后端侧想象力......|DeepTalk回顾
锦秋集· 2025-12-15 04:09
Core Insights - The article discusses the transition from the "Scaling Law" to the "Densing Law," emphasizing the need for sustainable development in AI models as data growth slows and computational costs rise [2][3][15]. - The "Densing Law" indicates that model capability density increases exponentially, with capability density doubling approximately every 3.5 months, while the parameter count and inference costs decrease significantly [11][28]. Group 1: Scaling Law and Its Limitations - The "Scaling Law" has faced challenges due to bottlenecks in training data and computational resources, making it unsustainable to continue increasing model size [15][16]. - The current training data is limited to around 20 trillion tokens, which is insufficient for the expanding needs of model scaling [15]. - The computational resource requirement for larger models is becoming prohibitive, as seen with LLaMA 3, which required 16,000 H100 GPUs for a 405 billion parameter model [16]. Group 2: Introduction of Densing Law - The "Densing Law" proposes that as data, computation, and algorithms evolve together, the density of model capabilities grows exponentially, allowing for more efficient models with fewer parameters [11][28]. - For instance, GPT-3 required over 175 billion parameters, while MiniCPM achieved similar capabilities with only 2.4 billion parameters [24]. Group 3: Implications of Densing Law - The implications of the Densing Law suggest that achieving specific AI capabilities will require exponentially fewer parameters over time, with a notable case being Mistral, which achieved its intelligence level with only 35% of the parameters in four months [32][33]. - Inference costs are also expected to decrease exponentially due to advancements in hardware and algorithms, with costs for similar capabilities dropping significantly over time [36][39]. Group 4: Future Directions and Challenges - The future of AI models will focus on enhancing capability density through a "four-dimensional preparation system," which includes efficient architecture, computation, data quality, and learning processes [49][50]. - The article highlights the importance of high-quality training data and stable environments for post-training data, which are critical for the performance of models in complex tasks [68][70]. Group 5: End-User Applications and Market Trends - By 2026, significant advancements in edge intelligence are anticipated, driven by the need for local processing of private data and the development of high-capacity edge chips [11][45][76]. - The article predicts a surge in edge applications, emphasizing the importance of privacy and personalized experiences in AI deployment [76][77].
H200最新情况以及国内AI芯片格局趋势推演
2025-12-15 01:55
H200 最新情况以及国内 AI 芯片格局趋势推演 20251214 摘要 受政策影响,2026 年英伟达 H200 在中国出货量预计在 120 万至 200 万片之间,主要受国企和国资背景单位限制,民营互联网企业受限较小。 互联网行业采购量占国内 AI 芯片需求的 45%-50%,是需求趋势的关键 驱动因素。 2026 年国内 AI 芯片总需求预计 420 万片,国产芯片约占 300 万片。 若英伟达完全供货,将占据超过 55%的市场份额,挤压国产芯片约 120 万片市场空间。华为 920C、BN166 和木兮 500 核分等国产芯片在理 论算力上接近 H100 的 80%,但综合性能仍有差距。 除互联网外,运营商和智算中心等领域需求快速增长,占整体需求的 25%左右,预计未来三年在人工智能基础设施上的投入将高速增长,支 出占比可能超过 50%,主要原因是国内 AR 算力投入与国际水平相比仍 较低。 目前国内 AI 芯片性能大致达到 H200 的 60%,部分量产产品达 H100 的 80%。预计 2026 年将有七八家厂商推出计算能力达 600-800T 的产 品,性能基本对标甚至超越 H200,完全超越 ...
一种制造芯片的新方法
半导体行业观察· 2025-12-13 01:08
Core Insights - A research team from MIT, the University of Waterloo, and Samsung Electronics has developed a new method to increase transistor density on chips by stacking additional layers of transistors on existing circuits, which could significantly enhance chip performance and energy efficiency [2][4][5]. Group 1: New Manufacturing Method - The new method involves adding a layer of micro-switches on top of completed chips, similar to traditional chip stacking techniques, to increase the number of transistors integrated into a single chip [2]. - The research team utilized a 2-nanometer thick layer of amorphous indium oxide to construct additional transistors without damaging the sensitive front-end components during the manufacturing process [3][6]. Group 2: Energy Efficiency and Performance - This innovative approach allows for the integration of logic devices and memory components into a compact structure, reducing energy waste and improving computational speed [4][5]. - The new transistors exhibit a switching speed of just 10 nanoseconds, with significantly lower voltage requirements compared to existing devices, leading to reduced power consumption [6]. Group 3: Future Implications - The research indicates that if future processors can utilize both this new technology and traditional chip stacking methods, the limits of transistor density could be greatly surpassed, countering the notion that Moore's Law is reaching its end [3][4]. - The team aims to further integrate these backend transistors into single circuits and enhance their performance, exploring the physical properties of ferroelectric hafnium zirconium oxide for potential new applications [7].
当AI基建狂潮与存储超级周期降临 阿斯麦(ASML.US)“100%份额”护城河愈发坚挺
智通财经网· 2025-12-12 09:05
总部位于荷兰的光刻机巨头阿斯麦(ASML Holding NV)所推出的EUV光刻机器,可以说是自2023年以来的史无前例全球AI热潮之下,台积 电、三星电子等最大规模芯片制造商们打造出为ChatGPT、Claude等全球最前沿AI应用提供最核心驱动力的AI芯片的必备半导体设备,同 时也是在当前这轮可能持续到2027年"存储超级周期"宏观背景之下,SK海力士与美光科技等存储巨头们打造HBM存储系统、数据中心企 业级SSD/DDR等核心存储设备所必需具备的机器系统。 在全球AI热潮催化之下,AI基础设施军备竞赛仍然如火如荼,该公司管理层对于稀土管制影响以及2026年至2030年的业绩增长预期呈现 乐观立场。最新业绩显示,阿斯麦第三季度订单累计54亿欧元,高于市场普遍预期的49亿欧元,其中极紫外光刻机(即EUV)的订单量创下 近七个季度以来的最高水平;阿斯麦首席执行官(CEO)富凯(Christophe Fouquet)在业绩声明中重申,在AI热潮助力之下,该公司到2030年的 年度净销售额将从去年的283亿欧元大幅增至600亿欧元的长期业绩增长目标。 有着"人类科技巅峰"称号的阿斯麦最新强劲业绩以及对于未来的乐 ...
台积电看好的终极技术
3 6 Ke· 2025-12-12 01:47
在刚刚结束的IEDM 2025上,台积电首次证实了采用下一代晶体管技术——互补场效应晶体管(CFET)的集成电路的运行情况。 根据IEDM 官方此前的预告,台积电在本届大会宣布两项了重要里程碑:首款全功能 101 级 3D 单片互补场效应晶体管 (CFET) 环形振荡器 (RO)以及全球 最小的 6T SRAM 位单元,该位单元同时提供高密度和高电流设计。 据介绍,基于先前基于纳米片的单片 CFET 工艺架构,台积电研究人员引入了新的集成特性,进一步将栅极间距缩小至 48nm 以下,并在相邻 FET 之间采 用纳米片切割隔离 (NCI) 技术,以及在 6T SRAM 位单元内采用对接接触 (BCT) 互连技术实现反相器的交叉耦合。电学特性分析对比了两种环形振荡器布 局,重点展示了 6T 位单元对性能以及稳健 SRAM 器件指标的影响。 这些进展标志着 CFET 开发的关键性转变,从器件级优化迈向电路级集成。 台积电新进展 CFET 是一种通过垂直堆叠 n 沟道 FET 和 p 沟道 FET(CMOS 器件的基本组件)来提高晶体管密度的技术,理论上与目前最先进的晶体管技术纳米片 FET (NS FET) 相比, ...