摩尔定律

Search documents
EUV光刻的另一段故事
半导体行业观察· 2025-03-06 01:28
Core Viewpoint - The article discusses the surprising connection between supernovae and the technology used in manufacturing semiconductor chips, particularly focusing on the development of extreme ultraviolet (EUV) lithography technology essential for modern microchip production [1][2][3]. Group 1: EUV Technology Development - ASML, a Dutch company, specializes in developing equipment for semiconductor chip manufacturing, particularly focusing on EUV lithography technology, which was still in development about a decade ago [2][4]. - The process of generating EUV light involves focusing powerful laser pulses on tin droplets, creating a plasma that emits intense ultraviolet light, crucial for producing advanced microchips [2][6]. - The challenge of producing a reliable EUV light source was significant, as the available sources were only about one-tenth as powerful as needed, leading to doubts about the commercial viability of EUV technology [7][9]. Group 2: Connection to Supernovae - The physical processes involved in generating EUV light from tin plasma exhibit interesting similarities to supernova explosions, such as the sudden explosion and the expansion of plasma clouds [3][11]. - The Taylor-von Neumann-Sedov formula, originally developed for calculating the yield of atomic bombs, also describes the evolution of shock waves in both supernovae and the tin plasma used in EUV systems [13][14]. - Observations of the plasma's behavior and the resulting shock waves have provided insights that have helped improve the reliability and efficiency of EUV light sources for chip manufacturing [12][14]. Group 3: Industry Implications - The advancements in EUV technology are critical for the semiconductor industry, as they enable the production of smaller and faster circuits, continuing the trend of Moore's Law, which predicts the doubling of transistor counts approximately every two years [6][8]. - The successful development of EUV lithography is essential for the future of the electronic industry, which is valued at nearly a trillion dollars, as it allows for the creation of more complex and powerful microchips [6][7].
半导体测试机专家电话会
2025-03-02 16:46
Summary of Conference Call Records Industry Overview - The discussion primarily revolves around the semiconductor testing equipment industry, focusing on various types of testing machines used for different chip categories, including general-purpose and specialized testing machines [1][2][3]. Key Points and Arguments Types of Testing Machines - Testing machines can be categorized based on their application and chip type, primarily into two main categories: general-purpose testing machines and specialized testing machines [1][2]. - General-purpose testing machines are exemplified by leading companies such as Tereda and Edward, while specialized testing machines offer low-cost solutions tailored for specific chip types like microcontrollers (MCUs) [2][3]. System-Level Testing (SLT) - SLT is emphasized as a critical testing method, particularly for mobile devices, where the application processor (AP) is tested for its performance before delivery [3][5]. - The SLT market faces challenges in China due to low entry barriers, leading to high competition and the need for customized solutions based on specific product applications [5]. Chip Packaging and Complexity - The complexity of chip packaging has increased, with System In Package (SiP) technology becoming prevalent, which integrates multiple chips into a single package [4][5]. - The demand for testing machines is driven by the need to ensure high-quality delivery and performance of these complex packages [5]. AI Chip Testing Requirements - The rise of AI chips has significantly influenced the testing machine market, with a notable increase in the demand for testing capabilities that can handle the unique requirements of AI chips [9][12]. - Approximately 60% of the testing for AI chips involves Design for Test (DFT) methodologies, which are crucial for ensuring the chips meet performance standards [12]. Challenges in Domestic Testing Equipment - Domestic testing machine manufacturers in China face limitations in acquiring advanced chips due to geopolitical factors, restricting their ability to produce high-end AI chips [18][19]. - The testing capabilities of Chinese manufacturers are often limited to lower-performance chips, which affects their competitiveness in the global market [18][19]. Storage Testing Machines - The discussion also covers storage testing machines, highlighting their differences from SoC testing machines. Storage testing requires more complex testing protocols and longer testing times [30][32]. - HBM (High Bandwidth Memory) testing presents unique challenges due to its complex packaging and high-speed requirements, necessitating advanced testing solutions [37][39]. Market Outlook and Capital Expenditure (CAPEX) - The overall market for semiconductor testing equipment is expected to face pressures in 2023, with a potential recovery in CAPEX anticipated in 2024 and 2025, driven by AI and other technological advancements [42][43]. - The importance of being on the "white list" for semiconductor testing and packaging is emphasized, as it affects the ability of Chinese companies to participate in advanced technology markets [43][44]. Conclusion - The conference call highlights the evolving landscape of the semiconductor testing equipment industry, with a focus on the increasing complexity of chips, the rise of AI technology, and the challenges faced by domestic manufacturers in China. The need for advanced testing solutions and the impact of geopolitical factors on the industry are critical themes throughout the discussion [1][18][43].
2025,半导体更难
投资界· 2025-01-03 06:53
以下文章来源于南风窗 ,作者荣智慧 南风窗 . 冷静地思考,热情地生活。 芯片必须越来越小。 作者 | 荣智慧 来源 | 南风窗 (ID:SouthReviews) 半导体领域的事儿,越来越"矛盾"。 晶体管的通道、软硬件之间的"次元壁"越来越小。而国家之间的"墙"越来越大。 在越来越小的领域,英伟达、AMD和台积电赚得盆满钵满。在越来越大的领域,金钱像 筹码一样押在跷跷板的两头——一头是美国,身后坐着拉美"后院"伙伴,非洲国家跟随 其后;一头是中国,东南亚和南亚正等着溢出的供应链;中国台湾、日本和韩国首鼠两 端。 更顽固的是消费者,今年大伙儿牢牢捂紧钱包,什么也不想买。随着当选总统特朗普第 二任期的逼近,更多的出口禁令、更高的关税、供应过剩和更富创造性的制裁规避方法 将在2025年出现。 越来越小 按价值计算,半导体现在是世界上交易量第三大的商品,仅次于石油和汽车。 处理能力每两年翻一番的摩尔定律,成功运行了半个多世纪。2 0 1 7年,英伟达创始人黄 仁勋宣布摩尔定律已死。2 024年,摩尔创立的英特尔的首席执行官帕特·基辛格坚称摩尔 定律还活着,年底,基辛格被大失所望的股东"炒了鱿鱼"。 在2024年, ...
台积电的晶圆厂 2.0:试图包揽先进芯片生产的一切|TECH TUESDAY
晚点LatePost· 2024-09-03 14:58
随着台积电拿走芯片制造更多利润,产业风险也在进一步聚集。 文丨 邱豪 贺乾明 编辑丨龚方毅 1990 年代,硅谷诞生数十家只设计、不制造的芯片公司(Fabless)。AMD 创始人杰瑞·桑德斯(Jerry Sanders)在一场行业会议上说:"现在听我说,真正的 男人要有晶圆厂"。他认为,只做设计的芯片公司,只能在晶圆厂有空余产能时才能下单,还得把设计图纸无保留地交给竞争对手,容易让公司陷入困境。 十多年后,芯片行业沿着桑德斯预想的糟糕情况发展。按照他的标准,当前最强的一批芯片公司——苹果、英伟达、博通、高通等,都不是 "真男人"。AMD 也变成一家纯设计芯片的公司,经历多年阵痛后,在女性 CEO 苏姿丰带领下走出困境。 晶圆厂依旧重要,只是没几家能建得起最先进的。台积电保持绝对优势,生产全球 60% 的逻辑芯片、90% 的 5 纳米以内先进芯片。先进芯片制造领域,台积 电仅剩的两个对手各有各的困境: 与此同时,台积电董事长魏哲家在二季度财报电话会上提出 "Foundry 2.0" 的概念,称台积电的业务范围覆盖先进芯片的制造、封装、测试等流程。芯片设计 公司只要给台积电递交设计文件(GDS),几个月后就能收 ...